

PIC18(L)F1XK50 Silicon Errata and Data Sheet Clarification

The PIC18(L)F1XK50 family devices that you have received conform functionally to the current Device Data Sheet (DS41350E), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in [Table 1](#). The silicon issues are summarized in [Table 2](#).


The errata described in this document will be addressed in future revisions of the PIC18(L)F1XK50 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of [Table 2](#) apply to the current silicon revision (**B1**).

Data Sheet clarifications and corrections start on [page 8](#), following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. Based on the version of MPLAB IDE you are using, do one of the following:
 - a) For MPLAB IDE 8, select *Programmer > Reconnect*.
 - b) For MPLAB X IDE, select *Window > Dashboard* and click the **Refresh Debug Tool Status** icon ().
5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC18(L)F1XK50 silicon revisions are shown in [Table 1](#).

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID ⁽¹⁾	Silicon Revision ID ⁽²⁾				
		A6	A7	A8	B0	B1
PIC18LF13K50	4700h	05h	06h	08h	00h	01h
PIC18LF14K50	4720h	05h	06h	08h	00h	01h
PIC18F13K50	4740h	05h	06h	08h	00h	01h
PIC18F14K50	4760h	05h	06h	08h	00h	01h

Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format "DEVID DEVREV".

2: Refer to the "PIC18(L)F1XK50 Flash Memory Programming Specification" (DS41342) for detailed information on Device and Revision IDs for your specific device.

PIC18(L)F1XK50

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revisions ⁽¹⁾				
				A6	A7	A8	B0	B1
ADC (Analog-to-Digital Converter)	Conversions	1.1	INL error and acquisition time.	X	X			
ADC (Analog-to-Digital Converter)	Conversions	1.2	May fail in RUN mode.	X				
ADC (Analog-to-Digital Converter)	Conversions	1.3	High-pin leakage.	X	X	X		
ADC (Analog-to-Digital Converter)	Conversions	1.4	Offset error.	X	X			
ADC (Analog-to-Digital Converter)	Conversions	1.5	ADC conversion does not complete.	X	X	X	X	X
MSSP (Master Synchronous Serial Port)	Transmit Setup	2.1	SPI and I ² C™ clock and bit issues.	X	X	X	X	X
MSSP (Master Synchronous Serial Port)	Receive mode	2.2	SSPIF flag set early.	X	X	X	X	X
System Clocks	HFINTOSC	3.1	Frequency instability.	X	X			
System Clocks	HFINTOSC	3.2	Frequency shift on Reset.	X				
EUSART	Receive mode	4.1	RCIDL bit issue.	X				
EUSART	OERR flag	4.2	Cannot clear the OERR flag.	X	X			
EUSART	Asynchronous mode	4.3	TX/CK improperly driven.	X	X	X	X	X
CPU	Sleep	5.1	Reset on Wake-up.	X	X			
Timer1 Oscillator	Operations	6.1	Fails to operate above 90°C.	X	X	X		
IOC (Interrupt-on-Change)	Multiple Sources	7.1	Invalid interrupts.	X	X	X	X	X
Boot Block Memory	Code Protection	8.1	BBSIZ selection is invalid for code-protect.	X	X	X	X	X
Enhanced/Capture/Compare PWM (ECCP)	Special Event Trigger	9.1	Will not start A/D conversion.	X	X			
Timer1/3	Interrupt	10.1	When the timer is operated in Asynchronous External Input mode, unexpected interrupt flag generation may occur.	X	X	X	X	X

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the Affected Silicon Revisions tables apply to the current silicon revision (**B1**).

1. Module: ADC (Analog-to-Digital Converter)

- 1.1** Offset error is 3 LSB typical, 7 LSB maximum, including an acquisition time dependent component (~2 LSB).

Work around

The time dependent error is insignificant when the time between conversions is less than 100 ms. When the time since the previous conversion is greater than 100 ms, take two ADC conversions and discard the first.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X	X						

- 1.2** When the ADC is configured to operate with the internal FRC oscillator (ADCON2<2:0> = x11) and the device is not in Sleep, then the ADC may fail to complete the conversion which is indicated by the GO/DONE bit of the ADCON0 register remaining in the GO state indefinitely. This condition can be cleared by a device Reset or by clearing the ADON bit of the ADCON0 register.

Work around

- Select a clock source that is not FRC.
- Set the ADIE bit of the PIE1 register and clear the ADIF bit of the PIR1 register, then put the part to Sleep immediately after setting the GO/DONE bit of the ADCON0 register. The device will perform the conversion during Sleep and Wake at the completion.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X							

- 1.3** ADC conversion on AN3/OSC2 will have large INL error up to approximately 8 LSB.

Work around

None for the AN3 pin. For better accuracy, use another analog pin.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X	X	X					

- 1.4** The offset error incorrectly exceeds the data sheet specifications if time between conversions is longer than 10 ms. If the time between conversions is greater than 10 ms, the offset error is 1 LSB typical and 3.3 LSB maximum.

Work around

The time dependent error is insignificant when the time between conversions is less than 10 ms. When the time between conversions is greater than 10 ms, take two back-to-back ADC conversions and discard the results of the first conversion.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X	X						

- 1.5** Under certain device operating conditions, the ADC conversion may not complete properly. When this occurs, the ADC Interrupt Flag (ADIF) does not get set, the ADGO/DONE bit does not get cleared, and the conversion result does not get loaded into the ADRESH and ADRESL result registers.

Work around

Select the dedicated RC oscillator as the ADC conversion clock source and perform all conversions with the device in Sleep.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X	X	X	X	X			

PIC18(L)F1XK50

2. Module: MSSP (Master Synchronous Serial Port)

2.1 Short First Clock Pulse During SPI

When the SPI clock is configured for Timer2/2 (SSPCON1<3:0> = 0011), the first SPI high time may be short.

Work around

Option 1: Ensure TMR2 value rolls over to zero immediately before writing to SSPBUF.

Option 2: Turn Timer2 off and clear TMR2 before writing SSPBUF. Enable TMR2 after SSPBUF is written.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X	X	X	X	X			

2.2 SSPIF is Set Prematurely During SPI

The MSSP interrupt flag bit is set at one-half clock cycle before it should be, if modes 1 or 3 are used. This affect can be seen in the following situations:

1. Mode 1: CKP = 0, CKE = 0
2. Mode 3: CKP = 1, CKE = 0

It is most notable if the SPI clock is used at low-clock speeds. If the user responds to the interrupt and writes to SSPBUF before the intended interrupt time, then the WCOL (Write Collision) bit will be set and the transmission will not occur. Future transmissions will not occur until the WCOL bit is cleared.

Work around

Delay at least one-half period length of time before writing to SSPBUF after the SSPIF is set, if using modes 1 or 3.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X	X	X	X	X			

3. Module: System Clocks

3.1 Frequency Instability

HFINTOSC output frequency may have up to 1% short term frequency instability.

Work around

Use the HS, XT or EC clock modes.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X	X						

3.2 Frequency Shift on Reset

The internal oscillator module may experience a $\pm 1\%$ frequency shift after a Reset. The frequency shift is not consistent and could cause the oscillator to operate outside of the 2% specification.

Work around

To minimize the chances of experiencing the frequency shift, the following steps should be taken:

1. Operate the internal oscillator at 8 MHz or 2 MHz.
2. Use an external pull-up on $\overline{\text{MCLR}}$ or use internal $\overline{\text{MCLR}}$ mode.
3. Disable the Power Reset Timer (PWRT).
4. The bypass capacitor and Voltage Regulator Capacitor (VCAP) should be used appropriately to minimize noise in the device.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X							

4. Module: EUSART

4.1 RCIDL Bit

In Asynchronous Receive mode, the RCIDL bit of the BAUDCON register will properly go low when the RX input goes low at the leading edge of a Start bit. If the RX input stays low for less than 1/8th of a bit time, then the Start bit is invalid and the RCIDL should go high. However, the RCIDL bit will stay low improperly until a valid Start bit is received.

Work around

When monitoring the RCIDL bit, measure the length of time between the RCIDL going low and the RCIF flag going high. If this time is greater than one character time, then restore the RCIDL bit by resetting the EUSART module. The EUSART module is reset when the SPEN bit of the RCSTA register is cleared.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X							

4.2 OERR Bit

The OERR flag of the RCSTA register is reset only by clearing the CREN bit of the RCSTA register or by a device Reset. Clearing the SPEN bit of the RCSTA register does not clear the OERR flag.

Work around

Clear the OERR flag by clearing the CREN bit instead of clearing the SPEN bit.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X	X						

4.3 Asynchronous Mode

In Asynchronous mode when TXEN = 0, the TX/CK output is improperly driven. All mid-range parts tri-state the TX/CK pin when TXEN = 0 in Asynchronous mode.

Work around

None.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X	X	X	X	X			

5. Module: CPU

5.1 Reset on Wake-up

If a wake from Sleep event occurs during the execution of a Sleep command, the device may reset. This Reset will be seen as a Power-on Reset to the device.

Work around

1. Disable all asynchronous interrupt before going to Sleep.
2. Make sure the timing of an asynchronous interrupt will not happen during the execution of the SLEEP instruction.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X	X						

6. Module: Timer1 Oscillator

6.1 Operation above 90°C

The Timer1 oscillator does not operate above 90°C.

Work around

None.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X	X	X					

7. Module: IOC (Interrupt-on-Change)

7.1 IOC (Interrupt-on-Change) False Wake-up

When IOC is enabled for multiple pins to wake-up the processor from Sleep, invalid interrupts or wake-ups may occur.

Work around

Use only one pin as IOC with Sleep.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X	X	X	X	X			

PIC18(L)F1XK50

8. Module: Boot Block Memory

8.1 BBSIZ Selection is Invalid for Code-Protect

When code-protecting the Boot Block with the CPB bit in CONFIG5H, the smaller Boot Block size is used, regardless of the BBSIZ bit selection in CONFIG4L. If Block 0 is also code-protected, the full range of memory from the Boot Block through Block 0 is protected; no intermediate program memory is left unprotected.

Work around

None.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X	X	X	X	X			

9. Module: Enhanced/Capture/Compare PWM (ECCP)

9.1 Will not Start A/D Conversion

When the ECCP is configured to work in Compare mode as a Special Event Trigger (CCP1M<3:0> = 1011), the special event trigger will not set the GO/DONE bit of the ADCON0 register and A/D conversion will not take place.

Work around

In the interrupt set ADCON0bits.GO = 1 with software after the CCPIF is set.

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X	X						

10. Module: Timer1/3

10.1 Interrupt Event

When Timer1 or Timer3 is operated in Asynchronous External Input mode, unexpected interrupt flag generation may occur if an external clock edge arrives too soon following a firmware write to the TMRxH:TMRxL registers. An unexpected interrupt flag event may also occur when enabling the module or switching from Synchronous to Asynchronous mode.

Work around

This issue only applies when operating the timer in Asynchronous mode. Whenever possible, operate the timer module in Synchronous mode to avoid spurious timer interrupts.

If Asynchronous mode must be used in the application, potential strategies to mitigate the issue may include any of the following:

- Design the firmware so it does not rely on the TMRxIF flag or keep the respective interrupt disabled. The timer still counts normally and does not reset to 0x0000 when the spurious interrupt flag event is generated.
- Design the firmware so that it does not write to the TMRxH:TMRxL registers or does not periodically disable/enable the timer, or switch modes. Reading from the timer does not trigger the spurious interrupt flag events.
- If the firmware must use the timer interrupts and must write to the timer (or disable/enable, or mode switch the timer), implement code to suppress the spurious interrupt event, should it occur. This can be achieved by following the process shown in [Example 1](#).

EXAMPLE 1: ASYNCHRONOUS TIMER MODE WORK AROUND TO AVOID SPURIOUS INTERRUPT

```

//Timer1 update procedure in asynchronous mode
//The code below uses Timer1 as example

T1CONbits.TMR1ON = 0;           //Stop timer from incrementing
PIE1bits.TMR1IE = 0;           //Temporarily disable Timer1 interrupt vectoring
TMR1H = 0x00;                   //Update timer value
TMR1L = 0x00;
T1CONbits.TMR1ON = 1;           //Turn on timer

//Now wait at least two full T1CKI periods + 2TCY before re-enabling Timer1 interrupts.
//Depending upon clock edge timing relative to TMR1H/TMR1L firmware write operation,
//a spurious TMR1IF flag event may sometimes assert. If this happens, to suppress
//the actual interrupt vectoring, the TMR1IE bit should be kept clear until
//after the "window of opportunity" (for the spurious interrupt flag event has passed).
//After the window is passed, no further spurious interrupts occur, at least
//until the next timer write (or mode switch/enable event).

while(TMR1L < 0x02);           //Wait for 2 timer increments more than the Updated Timer
                                //value (indicating more than 2 full T1CKI clock periods elapsed)
NOP();                          //Wait two more instruction cycles
NOP();
PIR1bits.TMR1IF = 0;           //Clear TMR1IF flag, in case it was spuriously set
PIE1bits.TMR1IE = 1;           //Now re-enable interrupt vectoring for timer 1

```

Affected Silicon Revisions

A6	A7	A8	B0	B1			
X	X	X	X	X			

PIC18(L)F1XK50

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS41350E):

<p>Note: Corrections are shown in bold. Where possible, the original bold text formatting has been removed for clarity.</p>

None.

APPENDIX A: DOCUMENT REVISION HISTORY

Rev L Document (03/2015)

Updated Module ADC (Analog-to-Digital Converter) 1.5 for silicon revisions A8, B0, B1. Other minor corrections.

Rev A Document (10/2008)

Initial release of this document.

Rev B Document (8/2009)

Updated Errata to new format; minor edits.

Data Sheet Clarifications:

Added Modules 1-8 to add QFN package information to data sheet.

Rev C Document (05/2010)

Removed 'Rev. A6' from the title; Added A7 and A8 silicon revisions to Table 1 and Table 2; Removed Note 2 from Table 1; Updated Module 1.4; Added Module 1.5; Removed Table 3; Removed Modules 2.2, 2.3, 2.4, 2.5, 2.6; Added Modules 3.1 and 3.2; Updated Module 4; Added Modules 5.1, 5.2, 5.3, 6 and 7; Updated the Affected Silicon Revision section adding A7 and A8.

Data Sheet Clarifications:

Removed Modules 1 to 8. Data Sheet updated.

Rev D Document (07/2011)

Added Silicon revision B0; Deleted Module 4, Timer1 and renumbered Modules.

Rev E Document (11/2011)

Updated Errata to new format; Added Module 2.2.

Rev F Document (02/2012)

Added Module 7, Interrupt-on-Change.

Rev G Document (07/2012)

Added MPLAB X IDE; Added Module 8, Boot Block Memory.

Rev H Document (11/2012)

Added Module 9, Enhanced Capture/Compare/PWM (ECCP).

Rev J Document (01/2014)

Added Silicon Revision B1; Corrected DEVREV Silicon Revision values in [Table 1](#) for A6 and A7; Other minor corrections.

Rev K Document (07/2014)

Added Module 10, Timer1/3.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Klear, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KlearNet, KlearNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2008-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-156-8

**QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =**

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110

Canada - Toronto
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2943-5100
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Dongguan
Tel: 86-769-8702-9880

China - Hangzhou
Tel: 86-571-8792-8115
Fax: 86-571-8792-8116

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-3019-1500

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7828

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Dusseldorf
Tel: 49-2129-3766400

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Pforzheim
Tel: 49-7231-424750

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Venice
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Poland - Warsaw
Tel: 48-22-3325737

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820

01/27/15